Applicant: Bryan R. White

Serial No.: 09/676,844

Filed: September 29, 2000

Page

: 2 of 9

Amendments to the Specification:

Please add the following <u>new paragraph after the paragraph ending at page 1, line 1:</u> IDC-A1,AMD

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation application of and claims priority from U.S. now U.S. Pat. No. 6,859,208

Application Serial No. 09/676,844, filed on September 29, 2000, now allowed.

IDC-A2,AMD Replace the paragraph beginning at page 3, line 6 with the following rewritten paragraph:

Figure 3 is a Figures 3 and 4 are schematic block diagram diagrams of accelerated graphics port (AGP) functionality of a graphics memory controller hub.

Replace the paragraph beginning at page 5, line N with the following rewritten

pg 5/31/06

Attorney's Docket No.: 10559-165001 / P8249

paragraph: IDC-A3,AMD.M

Referring to Figure 3 Figures 3 and 4, AGP transactions are run in a split transaction fashion in which a request for data transfer to or from system memory 4 is disconnected in time from the data transfer itself. An AGP compliant graphics device (bus master) 7a initiates a transaction with an access request. The AGP interface 21 responds to the request by directing the corresponding data transfer at a later time, which permits the AGP graphics device 7a to pipeline several access requests while waiting for data transfers to occur. As a result of pipelining, several read and/or write access requests may be simultaneously outstanding in request queues 100. Access requests can either be pipelined across an address/data bus (AD bus)